Table 2. Simulation verification results under di ff erent fault